Gates with input hysteresis are often necessary in circuits operating in noisy environments. Described is a very simple CMOS Schmitt trigger circuit, well suited for low-voltage and high-speed applications. The circuit also allows the construction of a very compact window comparator.
Introduction: Gates with voltage hysteresis are frequently needed in systems operating with noisy inputs. Two well-known Schmitt trigger (ST) implementations are shown Figs. 1a and b. Owing to its fourtransistor pile-up, the structure of Fig. 1a [1] is not as well suited for low-voltage (LV) applications as that of Fig. 1b [2] . However, in the latter, because of the contention between the strong inverter (M1-M2) and the weak inverter (M3-M4) on node X (which constitutes the basic operating principle of that ST), its speed is reduced. A new approach is presented in Fig. 1c , along with its typical DC response (Fig. 1d) . This circuit is also suitable for LV applications; however, the speed reduction problem is solved by letting the circuit go into a 'floating' state before any transition occurs. Circuit description: The proposed ST circuit (Fig. 1c) is composed of two regular CMOS inverters (M1-M2 and M3-M4), plus two output
thus only Mp is on and V out ¼ 3 V. Notice, however, that each inverter has a distinct transition voltage (V TR1 ¼ 1 V for the lower inverter, V TR2 ¼ 2 V for the upper one). Therefore, as V in goes from 0 to 3 V, it first deactivates Mn, thus causing both output transistors (Mn-Mp) to be off momentarily (for 1 V < V in < 2 V). This situation is depicted by the little circles in Fig. 1d . Consequently, when V in reaches 2 V, Mp is turned on, with no contention between Mn and Mp occurring (because Mn was already off). The result is a much faster transition. A similar analysis can be made for V in returning from 3 to 0 V. The amount of hysteresis is given by V TR2 ÀV TR1 .
The determination of V TR for each CMOS inverter is straightforward. Calling the inverter's n-type transistor by Mn inv and the p-type by Mp inv , and equating their drain currents when both go through the saturation region, results in Table 1 . Window comparator: The principle can also be extended to attain a very compact window comparator. A conventional window comparator is shown in Fig. 2a , which consists of two voltage comparators connected to an AND gate, producing
The new circuit is shown in Fig. 2b . Instead of voltage comparators (which are large circuits), it employs just three simple two-transistor inverters, the operation of which is again based on distinct transition voltages. With V DD ¼ 3 V, V TR1 ¼ 2 V, and
This approach is suitable for LV, high-speed implementations that do not require V H and V L to be highly accurate and programmable. (Fig. 1b) and proposed circuit (Fig. 1c) Results: Simulation results, with AMI 0.5 mm CMOS parameters, are reported next. Fig. 3 shows hysteresis measurements regarding the proposed ST (Fig. 1c) Fig. 4 , where the predicted superiority of the new circuit is apparent. Finally, Fig. 5 shows simulation results regarding the DC response of the proposed window comparator (Fig. 2b) , with the results again confirming the predicted behaviour. 
